

QSFP-4X10G-LR

40G 4x10G QSFP PLR4 Transceiver Module, SM, MPO, 10KM DOM



Product Features

- 4 Parallel lanes design
- Up to 11.2Gbps per channel bandwidth
- Aggregate bandwidth of > 40Gbps
- MTP/MPO optical connector
- Compliant with 40G Ethernet IEEE802.3ba and 40GBASE-LR4 Standard
- QSFP MSA compliant
- Up to 10 km transmission
- Compliant with QDR/DDR Infiniband data rates
- Single +3.3V power supply operating
- Built-in digital diagnostic functions
- Temperature range 0°C to 70°C
- RoHS-6 Compliant

Applications:

- Rack to rack
- Data centers Switches and Routers
- Metro networks
- Switches and Routers
- 40G BASE-LR4 Ethernet Links

Description:

The QSFP-4X10G-LR is a transceiver module designed for 10Km optical communication applications. The design is compliant to 40GBASE-LR4 of the IEEE P802.3ba standard. It provides increased port density and total system cost savings. The QSFP+ full-duplex optical module offers 4 independent transmit and receive channels, each capable of 10Gb/s operation for an aggregate data rate of 40Gb/s on 10km of single mode fiber.

The product is designed with form factor, optical/electrical connection and digital diagnostic interface according to the QSFP Multi-Source Agreement (MSA). It has been designed to meet the harshest external operating conditions including temperature, humidity and EMI interference.



The module operates from a single +3.3V power supply and LVCMOS/LVTTL global control signals such as Module Present, Reset, Interrupt and Low Power Mode are available with the modules. A 2-wire serial interface is available to send and receive more complex control signals and to obtain digital diagnostic information. Individual channels can be addressed and unused channels can be shut down for maximum design flexibility.

The QSFP-4X10G-LR is designed with form factor, optical/electrical connection and digital diagnostic interface according to the QSFP Multi-Source Agreement (MSA). It has been designed to meet the harshest external operating conditions including temperature, humidity and EMI interference. The module offers very high functionality and feature integration, accessible via a two-wire serial interface.

Absolute Maximum Ratings

Parameter	Symbol	Min.	Typical	Max.	Unit
Storage Temperature	T _S	-40		+85	°C
Supply Voltage	V _{CC} T, R	-0.5		4	V
Relative Humidity	RH	0		85	%

Recommended Operating Environment:

Parameter	Symbol	Min.	Typical	Max.	Unit
Case operating Temperature	T _C	0		+70	°C
Supply Voltage	V _{CCT, R}	+3.13	3.3	+3.47	V
Supply Current	Icc			1000	mA
Power Dissipation	PD			3.5	W

Electrical Characteristics (T_{OP} = 0 to 70 °C, VCC = 3.135 to 3.465 Volts)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Data Rate per Channel		-	10.3125	11.2	Gbps	
Power Consumption		-	2.5	3.5	W	
Supply Current	Icc		0.75	1.0	Α	
Control I/O Voltage-High	VIH	2.0		Vcc	V	
Control I/O Voltage-Low	VIL	0		0.7	V	
Inter-Channel Skew	TSK			150	Ps	
RESETL Duration			10		Us	



RESETL De-assert time				100	ms	
Power On Time				100	ms	
Transmitter					•	
Single Ended Output Voltage Tolerance		0.3		4	V	1
Common mode Voltage Tolerance		15			mV	
Transmit Input Diff Voltage	VI	150		1200	mV	
Transmit Input Diff Impedance	ZIN	85	100	115		
Data Dependent Input Jitter	DDJ		0.3		UI	
Receiver		•				
Single Ended Output Voltage Tolerance		0.3		4	V	
Rx Output Diff Voltage	Vo	370	600	950	mV	
Rx Output Rise and Fall Voltage	Tr/Tf			35	ps	1
Total Jitter	TJ		0.3		UI	

Note:

1. 20 ~ 80%



Optical Characteristics (TOP = 0 to 70°C, VCC = 3.135 to 3.465 Volts)

Parameter	Symbol	Min	Тур	Max	Unit	Ref.
Transmitter						
Center Wavelength	λC	1260	1310	1355	nm	
Side-mode Suppression Ratio	SMSR	30		_	dB	
Total Average Launch Power	PT	-		7.5	dBm	
Average Launch Power, each Lane		-5.5		1.5	dBm	
Difference in Launch Power between any		3.3		1.5	ubiii	
two Lanes (OMA)		-	-	6.5	dB	
Optical Modulation Amplitude, each Lane	OMA	-4.5		+2.5	dBm	
Launch Power in OMA minus Transmitter						
and Dispersion Penalty (TDP), each Lane		-5.5	-		dBm	
TDP, each Lane	TDP			3.2	dB	
Extinction Ratio	ER	3.5	-	-	dB	
T 5 AA D C (V4 V2		{0.25, 0.4,				
Transmitter Eye Mask Definition {X1, X2,		0.45, 0.25,				
X3, Y1, Y2, Y3}		0.28, 0.4}				
Optical Return Loss Tolerance		-	-	12	dB	
Average Launch Power OFF Transmitter,	2 "				10	
each Lane	Poff			-30	dBm	
Relative Intensity Noise	Rin			-128	dB/HZ	1
Transmitter Reflectance		-	-	-12	dB	
Receiver						'
Damage Threshold	THd	3.3			dBm	1
Average Power at Receiver Input, each	R	-12.6		1.5	dBm	
Lane	IN IN	-12.0		1.5	dbiii	
Receiver Power (OMA), each Lane				2.5	dB	
Receive Electrical 3 dB upper Cut off				12.3	GHz	
Frequency, each Lane				12.5	GIIZ	
RSSI Accuracy		-2		2	dB	
Receiver Reflectance	Rrx			-12	dB	
Receiver Power (OMA), each Lane		-	-	2.5	dBm	
Receiver Sensitivity(OMA), each Lane	SR	-	-	-12.6	dBm	
Difference in Receive Power between any				7.5	dB	
two Lanes (OMA)				,.5		
Receive Electrical 3 dB upper Cutoff				12.3	GHz	
Frequency, each Lane						
LOS De-Assert	LOS _D			-15	dBm	
LOS Assert	LOS _A	-30			dBm	
LOS Hysteresis	LOS _H	0.5			dB	

Note: 12dB Reflection



Diagnostic Monitoring Interface

Digital diagnostics monitoring function is available on all QSFP+ LR4. A 2-wire serial interface provides user to contact with module. The structure of the memory is shown in flowing. The memory space is arranged into a lower, single page, address space of 128 bytes and multiple upper address space pages. This structure permits timely access to addresses in the lower page, such as Interrupt Flags and Monitors. Less time critical time entries, such as serial ID information and threshold settings, are available with the Page Select function. The interface address used is A0xh and is mainly used for time critical data like interrupt handling in order to enable a one-time-read for all data related to an interrupt situation. After an interrupt, IntL has been asserted, the host can read out the flag field to determine the affected channel and type of flag.


Lower Memory Map (A0h)

Address	Size (Bytes)	Description	Туре
0	1	Identifier	Read-Only
1-2	2	Status	Read-Only
3-21	19	Interrupt Flags	Read-Only
22-33	12	Module Monitors	Read-Only
34-81	48	Channel Monitors	Read-Only
82-85	4	Reserved	Read-Only
86-97	12	Control	Read/Write
98-99	2	Reserved	Read/Write
100-106	7	Module and Channel Masks	Read/Write
107-118	12	Reserved	Read/Write
119-122	4	Reserved	Read/Write
123-126	4	Reserved	Read/Write
127	1	Page Select Byte	Read/Write

Upper Memory Map Page 03h

Address	Size (Bytes)	Description	Туре
128-175	48	Module Thresholds	Read-Only
176-223	48	Reserved	Read-Only
224-225	2	Reserved	Read-Only
226-239	14	Reserved	Read/Write
240-241	2	Channel Controls	Read/Write
242-253	12	Reserved	Read/Write
254-255	2	Reserved	Read/Write





QSFP Memory Map

Serial ID: Data Fields

Address	Size (Bytes)	Name	Description of Base ID Field
Base ID fi	elds		
128	1	Identifier	Identifier Type of serial Module
129	1	Ext. Identifier	Extended Identifier of Serial Module
130	1	Connector	Code for connector type
131-	8	Specification	Code for electronic compatibility or optical compatibility
138	0	compliance	Code for electronic compatibility of optical compatibility
139	1	Encoding	Code for serial encoding algorithm
140	1	BR, nominal	Nominal bit rate, units of 100 MBits/s
141	1	Extended Rate select	Tags for extended rate select compliance
141	1	Compliance	rags for extended rate select compliance
142	1	Length(SMF)	Link length supported for SMF fiber in km
143	1	Length(OM3 50um)	Link length supported for EBW 50/125um fiber (OM3), units of



			2m			
144	1	Longth/ONA2 FOurs				
144	1	Length(OM2 50um)	Link length supported for 50/125um fiber (OM2), units of 1m			
145	1	Length(OM1 62.5 um)	Link length supported for 62.5/125um fiber (OM1), units of 1m			
146	1	Length (Copper)	Link length of copper or active cable, units of 1m			
147	1	Device tech	Device technology			
148-	16	Vendor name	QSFP+ vendor name(ASCII)			
163						
164	1	Extended Module	Extended Module codes for InfiniBand			
165-	3	Vendor OUI	QSFP+ vendor IEEE company ID			
167			,			
168-	16	Vendor PN	Part number provided by QSFP+ vendor(ASCII)			
183			, and the same of			
184-	2	Vendor rev	Revision level for part number provided by vendor (ASCII)			
185		vendor rev	Revision level for part number provided by veridor (ASCII)			
186-		Wave length or				
187	2	Copper	Nominal laser wavelength (wavelength=value/20 in nm)			
107		Cable Attenuation				
188-	2	Wavelength tolerance	Guaranteed range of laser wavelength(+/- value) from nominal			
189	2	2 Wavelength tolerance	wavelength. (wavelength Tol.=value/200 in nm)			
190	1	Max case temp.	Maximum case temperature in degrees C			
191	1	CC_BASE	Check code for base ID fields (addresses 128-190)			
Extended	ID fields					
192-	4	Options	Rate Select, TX Disable, TX Fault, LOS			
195	T	Ορίιοπ3	nate select, 17 bisable, 17 taut, 203			
196-	16	Vendor SN	Serial number provided by vendor (ASCII)			
211	10	Vendor Siv	Serial number provided by Vendor (ASCII)			
212-	8	Date Code	Vendor's manufacturing date code			
219	8	Date Code	vendor smandracturing date code			
220	1	Diagnostic Monitoring	Indicates which types of diagnostic monitoring are implemented			
220	_	Туре	(if any) in the Module. Bit 1,0 Reserved			
221	1	Enhanced Options	Indicates which optional enhanced features are implemented in			
221	1	cilianced Options	the transceiver.			
222	1	Reserved				
223	1	CC_EXT	Check code for the Extended ID Fields (addresses 192-222)			
Vendor S _l	pecific ID Fi	elds				
224-	22	Vandar Coasific FEDDOM				
255	32		Vendor Specific EEPROM			



Timing for Soft Control and Status Functions

Parameter	Symbol	Max	Unit	Conditions
Initialization Time	t_init	2000	ms	Time from power on1, hot plug or rising edge of Reset until the module is fully functional2
Reset Init Assert Time	t_reset_init	2	μs	A Reset is generated by a low level longer than the minimum reset pulse time present on the ResetL pin.
Serial Bus Hardware Ready Time	t_serial	2000	ms	Time from power on1 until module responds to data transmission over the 2-wire serial bus
Monitor Data Ready Time	t_data	2000	ms	Time from power on1 to data not ready, bit 0 of Byte 2, deasserted and IntL asserted
Reset Assert Time	t_reset	2000	ms	Time from rising edge on the ResetL pin until the module is fully functional2
LPMode Assert Time	ton_LPMode	100	μς	Time from assertion of LPMode (Vin:LPMode =Vih) until module power consumption enters lower Power Level
IntL Assert Time	ton_IntL	200	ms	Time from occurrence of condition triggering IntL until Vout:IntL = Vol
IntL Deassert Time	toff_IntL	500	μs	toff_IntL 500 µs Time from clear on read3 operation of associated flag until Vout:IntL = Voh. This includes deassert times for Rx LOS, Tx Fault and other flag bits.
Rx LOS Assert Time	ton_los	100	ms	Time from Rx LOS state to Rx LOS bit set and IntL asserted
Flag Assert Time	ton_flag	200	ms	Time from occurrence of condition triggering flag to associated flag bit set and IntL asserted
Mask Assert Time	ton_mask	100	ms	Time from mask bit set4 until associated IntL assertion is inhibited
Mask De-assert Time	toff_mask	100	ms	Time from mask bit cleared4 until associated IntlL operation resumes
ModSelL Assert Time	ton_ModSelL	100	μs	Time from assertion of ModSelL until module responds to data transmission over the 2-wire serial bus
ModSelL Deassert Time	toff_ModSelL	100	μs	Time from deassertion of ModSelL until the module does not respond to data transmission over the 2-wire serial bus
Power_over-ride or Power-set Assert Time	ton_Pdown	100	ms	Time from P_Down bit set 4 until module power consumption enters lower Power Level
Power_over-ride or Power-set De-assert Time	toff_Pdown	300	ms	Time from P_Down bit cleared4 until the module is fully functional3


Note:

1. Power on is defined as the instant when supply voltages reach and remain at or above the minimum specified value.



- 2. Fully functional is defined as IntL asserted due to data not ready bit, bit 0 byte 2 de-asserted.
- 3. Measured from falling clock edge after stop bit of read transaction.
- 4. Measured from falling clock edge after stop bit of write transaction.

Transceiver Block Diagram



Transceiver Block Diagram

Pin Assignment:




Diagram of Host Board Connector Block Pin Numbers and Name



Pin Description

Pin	Logic	Symbol	Name/Description	Ref.
1		GND	Ground	1
2	CML-I	Tx2n	Transmitter Inverted Data Input	
3	CML-I	Tx2p	Transmitter Non-Inverted Data output	
4		GND	Ground	1
5	CML-I	Tx4n	Transmitter Inverted Data Output	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Output	
7		GND	Ground	1
8	LVTTL-I	ModSelL	Module Select	
9	LVTTL-I	ResetL	Module Reset	
10		VccRx	+3.3V Power Supply Receiver	2
11	LVCMOS-I/O	SCL	2-Wire Serial Interface Clock	
12	LVCMOS-I/O	SDA	2-Wire Serial Interface Data	
13		GND	Ground	1
14	CML-O	Rx3p	Receiver Inverted Data Output	
15	CML-O	Rx3n	Receiver Non-Inverted Data Output	
16		GND	Ground	1
17	CML-O	Rx1p	Receiver Inverted Data Output	
18	CML-O	Rx1n	Receiver Non-Inverted Data Output	
19		GND	Ground	1
20		GND	Ground	1
21	CML-O	Rx2n	Receiver Inverted Data Output	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	
23		GND	Ground	1
24	CML-O	Rx4n	Receiver Inverted Data Output	
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	
26		GND	Ground	1
27	LVTTL-O	ModPrsL	Module Present	
28	LVTTL-O	IntL	Interrupt	
29		VccTx	+3.3V Power Supply Transmitter	2
30		Vcc1	+3.3V Power Supply	2
31	LVTTL-I	LPMode	Low Power Mode	
32		GND	Ground	1
33	CML-I	Тх3р	Transmitter Inverted Data Output	
34	CML-I	Tx3n	Transmitter Non-Inverted Data Output	
35		GND	Ground	1
36	CML-I	Tx1p	Transmitter Inverted Data Output	
37	CML-I	Tx1n	Transmitter Non-Inverted Data Output	
38		GND	Ground	1

Notes:


1. GND is the symbol for single and supply(power) common for QSFP modules, All are common within the



- QSFP module and all module voltages are referenced to this potential otherwise noted. Connect these directly to the host board signal common ground plane. Laser output disabled on TDIS >2.0V or open, enabled on TDIS <0.8V.
- VccRx, Vcc1 and VccTx are the receiver and transmitter power suppliers and shall be applied
 concurrently. Recommended host board power supply filtering is shown below. VccRx, Vcc1 and VccTx
 may be internally connected within the QSFP transceiver module in any combination. The connector
 pins are each rated for maximum current of 500mA.

Optical Interface Lanes and Assignment

Below figure shows the orientation of the multi-mode fiber facets of the optical connector




Outside View of the QSFP Module MPO

Fiber No.	Lane Assignment
1	RXO
2	RX1
3	RX2
4	RX3
5	Not Used
6	Not Used
7	Not Used
8	Not Used
9	TX3
10	TX2
11	TX1
12	TX0

Lane Assignment Table





Recommended Circuit



Recommended Host Board Power Supply Filtering

Mechanical Dimensions







ORDERING INFORMATION

Part Number	Description
QSFP-4X10G-LR-S-C	40G 4x10G QSFP PLR4 Transceiver Module, SM, MPO, 10KM, DOM – Cisco compatible
JNP-QSFP-4X10GE-LR-J	100GBASE LR4 QSFP28 Transceiver, LC, SMF, 10km, DOM – Juniper compatible
160-9504-900-CN	100GBASE LR4 QSFP28 Transceiver, LC, SMF, 10km, DOM – Ciena compatible
40G-QSFP-PLR4-B	100GBASE LR4 QSFP28 Transceiver, LC, SMF, 10km, DOM – Brocade compatible

Other Vendors' compatibility are available. Please contact Fibrenet for more details.